

INFORMATION DISCLOSURE CITATION
(Use several sheets if necessary)

ATTY DOCKET NO.
FIS9-2001-0253

SERIAL NO.

Darren L. Anand

FILING

GROUP

31011 U.S. PTO
10/026118

U.S. PATENT DOCUMENTS

*EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
LP	5,787,457	07/28/1998	Miller et al.			
LP	5,835,932	11/10/1998	Rao			
LP	5,959,930	09/28/1999	Sakurai			
LP	5,998,251	12/07/1999	Wu et al.			
LP	6,064,588	05/16/2000	Crafts			
LP	6,067,270	05/23/2000	Hwang			
LP	6,081,468	06/27/2000	Taira et al.			
LP	6,122,217	09/19/2000	Keeth et al.			
LP	6,133,083	10/17/2000	Lin et al.			
LP	6,166,942	12/26/2000	Vo et al.			
LP	6,178,135 B1	01/23/2001	Kang			

FOREIGN PATENT DOCUMENTS

	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
						YES	NO

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

LP		ISSCC Submission #531, Paper 9.3 10/30/2001, A 300 MHz Multi-Banked, eDRAM macro featuring GND Sense, Bit-Line Twisting and Direct Reference Cell Write, J. Barth, D. Anand, J. Dreibelbis, E. Nelson, IBM MicroElectronics, Burlington, VT
LP		Embedded DRAM Design and Architecture for the IBM CU11 ASIC offering, John Barth et al., IBM Microelectronics Division, Essex Junction, VT, 07/30/2001.

EXAMINER

DATE CONSIDERED

*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.